


SYSTEM CONTROL & SERVO CIRCUIT BASIC BLOCK DIAGRAM



IC711 (M50957) TIMER MPU PIN FUNCTIONS TABLE

Pin No.	Port	Input/Output Signal	I/O	Input/Output Function
1	Vcc			+5V
2	P65	AV	O	"H" output when an external input is received.
3	P64	SC	O	"H" during simulcast.
4	P63/PWM3	BAND1	O	Bend data output (BAND1, BAND2)
5	P62/PWM2	BAND2	O	(L, L) = VHF-LOW (L, H) = VHF-HIGH (H, L) = UHF (H, H) = SKIP
6	P61/PWM1	PWM	O	Tuning voltage output.
7	P60/T	ADJUST	O	Pulse output (6.25MHz/128) for clock frequency adjustment.
8	P27	CLK	O	Clock pulse output to the E' PROM.
9	P26	DI	I/O	Data exchange with the E' PROM.
10	P25	E' PROM CST	O	E' PROM 1 is accessed when "L".
11	P24	BG/L	O	Transmission system switching ("H" = PAL BG; "L" = SECAM L).
12	P23	NC	—	—
13	P22	TUNER ON	O	"H" output when tuner power is ON.
14	P21	AUDIO MUTE	O	"L" output during AUDIO MUTE.
15	P20	APT MUTE	O	"H" output during APT MUTE.
16	P37/Srd	POWER DOWN	O	Power failure mode set at "L" input.
17	P36/CLK	SCLK	I	SSB clock pulse input.
18	P35/Sout	SCLK	O	SSB data output.
19	P34/SIN	SIN	O	SSB data input.
20	P33/ANIN	APTC	I	APTC curve input.
21	P32/CNTR	H-SYNC	I	Horizontal sync signal input for existence channel discrimination.
22	P31	SCL	O	Clock pulse output to the VPS decoder IC.
23	P30	SDA	I/O	Data exchange with the VPS decoder IC.
24	P29/INT1	V_SYNC	I	Vertical sync signal input for existence channel discrimination.
25	P28/INT2	REMOCON	I	Remote control signal input.
26	CN1a	RESET	Ground	Reset terminal.
27	Xin	6.25145MHz clock terminal.	—	—
28	Xout	—	—	—
29	Xoin	32.768kHz (clock OSC used in the power failure mode)	—	—
30	Xout	32.768kHz (clock OSC used in the power failure mode)	—	—
31	Vss	Ground	—	—
32	Ves	Ground	—	—
33	+	—	—	—
34	P57	KEY IN4	I	Key inputs
35	P56	KEY IN3	I	Key inputs
36	P55	KEY IN2	I	Key inputs
37	P54	KEY IN1	I	Key inputs
38	Vb	Vb	O	-30V
39	P51	NC	—	NC
40	P50	NC	—	NC
41	P17	o	O	Display segment outputs.
42	P16	n	O	Display segment outputs.
43	P15	m	O	Display segment outputs.
44	P14	i	O	Display segment outputs.
45	P13	j	O	Display segment outputs.
46	P12	k	O	Display segment outputs.
47	P11	l	O	Display segment outputs.
48	P10	c9	O	Display segment outputs.
49	P9	c9	O	Display segment outputs.
50	P8	c7	O	Display segment outputs.
51	P7	c8	O	Display segment outputs.
52	P6	c5	O	Display segment outputs.
53	P5	c4	O	Display segment outputs.
54	P4	c3	O	Display segment outputs.
55	P3	c2	O	Display segment outputs.
56	P2	c1	O	Display segment outputs.
57	P1	b	O	Display segment outputs.
58	P44	g	O	Display segment outputs.
59	P45	f	O	Display segment outputs.
60	P44	e	O	Display segment outputs.
61	P43	d	O	Display segment outputs.
62	P42	c	O	Display segment outputs.
63	P41	b	O	Display segment outputs.
64	P40	a	O	Display segment outputs.


IC301 (LC66508B) SYSTEM CONTROL MPU PIN FUNCTIONS TABLE

Pin No.	Input/Output Signal	I/O	Input/Output Function
1	Vcc	I	+5V
2	P55	AV	O "H" output when an external input is received.
3	P64	SC	O "H" during simulcast.
4	P63/PWM3	BAND1	O Bend data output (BAND1, BAND2)
5	P62/PWM2	BAND2	O (L, L) = VHF-LOW (L, H) = VHF-HIGH (H, L) = UHF (H, H) = SKIP
6	P61/PWM1	PWM	O Tuning voltage output.
7	P60/T	ADJUST	O Pulse output (6.25MHz/128) for clock frequency adjustment.
8	P27	CLK	O Clock pulse output to the E' PROM.
9	P26	DI	I/O Data exchange with the E' PROM.
10	P25	E' PROM CST	O E' PROM 1 is accessed when "L".
11	P24	BG/L	O Transmission system switching ("H" = PAL BG; "L" = SECAM L).
12	P23	NC	—
13	P22	TUNER ON	O "H" output when tuner power is ON.
14	P21	AUDIO MUTE	O "L" output during AUDIO MUTE.
15	P20	APT MUTE	O "H" output during APT MUTE.
16	P37/Srd	POWER DOWN	O Power failure mode set at "L" input.
17	P36/CLK	SCLK	I SSB clock pulse input.
18	P35/Sout	SCLK	O SSB data output.
19	P34/SIN	SIN	O SSB data input.
20	P33/ANIN	APTC	I APC curve input.
21	P32/CNTR	H-SYNC	I Horizontal sync signal input for existence channel discrimination.
22	P31	SCL	O Clock pulse output to the VPS decoder IC.
23	P30	SDA	I/O Data exchange with the VPS decoder IC.
24	P29/INT1	V_SYNC	I Vertical sync signal input for existence channel discrimination.
25	P28/INT2	REMOCON	I Remote control signal input.
26	CN1a	RESET	Ground
27	Xin	6.25145MHz clock terminal.	—
28	Xout	—	—
29	Xoin	32.768kHz (clock OSC used in the power failure mode)	—
30	Xout	32.768kHz (clock OSC used in the power failure mode)	—
31	Vss	Ground	—
32	Ves	Ground	—
33	+	—	—
34	P57	KEY IN4	I Key inputs
35	P56	KEY IN3	I Key inputs
36	P55	KEY IN2	I Key inputs
37	P54	KEY IN1	I Key inputs
38	Vb	Vb	O -30V
39	P51	NC	—
40	P50	NC	—
41	P17	o	O Display segment outputs.
42	P16	n	O Display segment outputs.
43	P15	m	O Display segment outputs.
44	P14	i	O Display segment outputs.
45	P13	j	O Display segment outputs.
46	P12	k	O Display segment outputs.
47	P11	l	O Display segment outputs.
48	P10	c9	O Display segment outputs.
49	P9	c9	O Display segment outputs.
50	P8	c7	O Display segment outputs.
51	P7	c8	O Display segment outputs.
52	P6	c5	O Display segment outputs.
53	P5	c4	O Display segment outputs.
54	P4	c3	O Display segment outputs.
55	P3	c2	O Display segment outputs.
56	P2	c1	O Display segment outputs.
57	P1	b	O Display segment outputs.
58	P44	g	O Display segment outputs.
59	P45	f	O Display segment outputs.
60	P44	e	O Display segment outputs.
61	P43	d	O Display segment outputs.
62	P42	c	O Display segment outputs.
63	P41	b	O Display segment outputs.
64	P40	a	O Display segment outputs.


IC351 (LC7416) DIGITAL SERVO IC PIN FUNCTIONS TABLE

Pin No.	I/O Terminal Name	I/O	Input/Output Function
1	FSC IN	I	Input for the IC internal system clock pulse. A level of at least 0.3 Vpp is required.
2	Vss	O	Ground
3	C-SYNC	I	Composite sync signal input.
4	VD	O	Dummy Vo signal output.
5	NC	—	—
6	NC	—	—
7	RF-SW-PULSE	O	Video head switching pulse output.
8	AF-SW-PULSE	O	Audio head (FM) switching pulse output.
9	DL1	I	Dummy Vo insertion position control CR.
10	CTL-IN	I	Control signal input.
11	REMAK	O	Outputs the control signal rerecording control signal, Three-value output (H, M, L).
12	REC-CTL	O	Recording control signal output. Three-value output (H, OPEN, L).
13	NC	—	—
14	D-PG-MM	I	CR for drum PG signal delay.
15	D-PG	I	Drum PG signal input.
16	NC	—	—
17	D-FG	I	Drum FG signal input.
18	DSE	O	Output the three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
19	FHE	O	Outputs the horizontal sync signal of the composite sync signal after FV conversion (using the drum phase control system). The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
20	DPE	O	Error output for drum system phase control. The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
21	CSTART/STP	O	Outputs the capstan motor start and brake pulses in the slow mode.
22	CSE	O	Capstan system speed error output. An output making the capstan motor stop is delivered when the lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
23	CPE	O	Capstan system phase reciprocal error output. The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
24	F/R	I	Capstan motor forward/reverse control output. "1" sets the reverse mode, and "0" the forward mode.
25	C-FG1	I	Capstan FG signal input.
26	NC	—	—
27	NC	—	—
28	EP/LP/SP	O	Recording mode output. Three-value output ("H" is for EP mode, "M" for LP mode and "L" for SP mode).
29	SP	O	Recording mode output. "H" is for SP mode.
30	CAP-BRK	I	Control input for capstan brake timing. (MC-BR)
31	THK-CR	I	CH for tracking adjustment.
32	NC	—	—
33	D-WD1	I	CH for drum compensation timing adjustment in the slow mode.
34	NC	—	—
35	REF-TRK	O	Outputs the tracking delay input signal.
36	MODE (x 2+STILL)	O	Mode decoding signal output. At the X2 SPEED mode and starting time of SLOW/STILL mode, output "H" level.
37	NC	—	—
38	1/0-CK	O	Outputs the CTL signal for realtime counter.
39	SVS+CLK	I	Serial transmission clock pulse input.
40	SVS+DATA	I	Serial data input terminal.
41	NTSC/PAL	I	NTSC/PAL switching input. "H" is for NTSC, "L" for PAL.
42	Voo	+5V</	


OVERALL WIRING DIAGRAM



VIDEO CIRCUIT BASIC BLOCK DIAGRAM




AUDIO CIRCUIT BASIC BLOCK DIAGRAM




SLV-252EE

VHS VIDEO CASSETTE RECORDER


SONY®




PW-1, PW-2 (POWER SUPPLY) SCHEMATIC DIAGRAM




IF SCHEMATIC DIAGRAM




VP-1 (VIDEO PRE-AMP) SCHEMATIC DIAGRAM




COMPL. CP-1 (PW-A) (POWER SUPPLY) SCHEMATIC DIAGRAM




P-1 (VIDEO PRE-AMP) PRINTED WIRING BOARD



F CONVERTER SCHEMATIC DIAGRAM



RF CONVERTER SCHEMATIC DIAGRAM




SLV-252EE


VHS VIDEO CASSETTE RECORDER

SONY®


CP-I (MAIN) PRINTED WIRING BOARDS




COMPL. CP-I (TM-A) TIMER-2 SCHEMATIC DIAGRAM




COMPL. CP-I (TN-A) (TUNER IF CONNECTION) SCHEMATIC DIAGRAM



TB-1 (TERMINAL) PRINTED WIRING BOARD




COMPL. CP-I (AD-A) (AUDIO & COMPL.), TB-1 (TERMINAL) SCHEMATIC DIAGRAM




SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY


COMPL. CP-I (SY-A) (SYSTEM CONTROL) SCHEMATIC DIAGRAM



COMPL. CP-I (VD-A) (VIDEO) SCHEMATIC DIAGRAM





COMPL. CP-I (SV-A) (SERVO) SCHEMATIC DIAGRAM



COMPL.CP-I (CV-A) (RF CONVERTER CONNECTION) SCHEMATIC DIAGRAM

WAVEFORM OF SERVO CIRCUIT



SLV-252EE

VHS VIDEO CASSETTE RECORDER

SONY®