


SYSTEM CONTROL & SERVO CIRCUIT BASIC BLOCK DIAGRAM



IC711 (M50957) TIMER MPU PIN FUNCTIONS TABLE

Pin No.	Port	Input/Output Signal	I/O	Input/Output Function
1	Vcc	AV	O	+5V
2	P6s	SC	O	"H" output when an external input is received.
3	P6s	SC	O	"H" during simulcast.
4	P6s/PWM3	BAND1	O	Band data output (BAND1, BAND2)
5	P6s/PWM2	BAND2	O	(L, L) = VHF-LOW (L, H) = VHF-HIGH (H, L) = UHF (H, H) = SKIP
6	P6s/PWM1	PWM	O	Tuning voltage output.
7	P6s/T	ADJUST	O	Pulse output (6.29MHz/128) for clock frequency adjustment.
8	P2s	CLK	O	Clock pulse output to the E ² PROM.
9	P2s	E ² PROM CST	I/O	Data exchange with the E ² PROM.
10	P2s	E ² PROM 1	O	E ² PROM 1 is accessed when "L" input.
11	P2s	BS/L	O	Transmission system switching ("H" = PAL BG; "L" = SECAM L).
12	P2s	NC	NC	
13	P2s	TUNER ON	O	"H" output when tuner power is ON.
14	P2s	AUDIO MUTE	O	"L" output during AUDIO MUTE.
15	P2s	AFT MUTE	O	"H" output during AFT MUTE.
16	P3s/SB	POWER DOWN	O	Power failure mode set at "L" input.
17	P3s/CLK	SCLK	I	SSB clock pulse input.
18	P3s/Sout	SOUT	O	SSB data output.
19	P3s/Sin	SIN	I	SSB data input.
20	P3s/Anin	AFT.C	I	AFT.S curve input.
21	P3s/CNTR	H.SYNC	I	Horizontal sync signal input for existence channel discrimination.
22	P3s	SC	O	Clock pulse output to the VPS decoder IC.
23	P3s	SDA	I/O	Data exchange with the VPS decoder IC.
24	P5s/INT1	V. SYNC	I	Vertical sync signal input for existence channel discrimination.
25	P5s/INT2	REMOCON	I	Remote control signal input.
26	CN/Vss	Ground.	Ground.	
27	RESET	Reset terminal.	Reset terminal.	
28	Xin	6.291456MHz clock terminal.	6.291456MHz clock terminal.	
29	Xout	32.768kHz (clock OSC used in the power failure mode)	32.768kHz (clock OSC used in the power failure mode)	
30	Xin	Ground	Ground	
31	Xout	Ground	Ground	
32	Vss	Ground	Ground	
33	+	Ground	Ground	
34	P5s	KEY IN4	I	Key inputs
35	P5s	KEY IN3	I	
36	P5s	KEY IN2	I	
37	P5s	KEY IN1	I	
38	Vp	Vp	-30V	
39	P5s	NC	NC	
40	P5s	NC	NC	
41	P1s	o	O	Display segment outputs. (Included keyscan output)
42	P1s	n	O	
43	P1s	m	O	
44	P1s	i	O	
45	P1s	k	O	
46	P1s	j	O	
47	P1s	o	O	
48	P1s	c9	O	
49	P0s	C8	O	
50	P0s	C7	O	
51	P0s	C6	O	
52	P0s	C5	O	
53	P0s	C4	O	
54	P0s	C3	O	
55	P0s	C2	O	
56	P0s	C1	O	
57	P4s	h	O	
58	P4s	g	O	
59	P4s	f	O	
60	P4s	e	O	
61	P4s	d	O	
62	P4s	c	O	
63	P4s	b	O	
64	P4s	a	O	

IC301 (LC86508B) SYSTEM CONTROL MPU PIN FUNCTIONS TABLE

Pin No.	Input/Output Signal	I/O	Input/Output Function
1	SSB DATA	I	SSB input/output data
2	SSB CLK	O	Clock pulse output to SSB.
3	D/I CLK	I	CTL signal input for realtime counter.
4	REF 254	I	30Hz pulse, Synchronized to VIDEO in the EE mode, and to the RF switch pulse during playback.
5	REF 254	I	
6	REF 254	I	
7	REF 254	I	
8	REF 254	I	
9	SW DATA 1	I	+5V
10	SW DATA 2	I	
11	SW DATA 3	I	Mechanism switch
12	E P SW	I	Switch for determining whether cassette recording is possible.
13	PAL	I	PAL/NTSC system input. "L" is for PAL.
14	CTL GAIN DOWN	I	CTL AMP circuit gain switching signal. Output at POS SW 2 and less.
15	MCBR	O	Capstan motor brake signal.
16	MCBR	O	
17	MCBR	O	
18	SV SDATA	O	Serial servo data
19	SV SCLK	O	Serial clock pulse output to the servo IC.
20	SV SCLK	O	
21	SV SCLK	O	
22	SV SCLK	O	
23	SV SCLK	O	
24	SV SCLK	O	
25	SV SCLK	O	
26	SV SCLK	O	
27	SV SCLK	O	
28	RF SW F	I	External
29	TEST	I	Ground
30	TEST	I	Ground
31	OSC1	O	MPU clock oscillation output pins. Clock frequency is 4MHz.
32	OSC2	O	
33	RESET	I	MPU initial setting or all-clear.
34	DOC P	I	"H" Pulse with an amplitude greater than 0 and smaller than 33ms. STILL noise shifting pulse (output in the STILL mode).
35	SP/LP	I	Tape speed selection command signal input.
36	C FG P	I	0 to approx. 6kHz pulse. The frequency required for recognition is approx. 300Hz.
37	MLF	O	Forward direction loading command signal (FL, TL).
38	MLR	O	Reverse direction loading command signal (RL, TL).
39	MLL	O	Low loading speed command signal.
40	MLM	O	Medium loading speed command signal.
41	REC H	O	Recording command signal.
42	P.B. HIGH	O	Playback scene output command signal.
43	STILL+SLOW+X2S	O	(Output in the STILL, SLOW and X2S modes).
44	SPECIAL PLAY	O	Output in the special playback (CUE, REV, STILL, SLOW, F.ADV, A, DUB PAUSE) modes.
45	ANT/VIDEO	O	ANT/VIDEO switching signal.
46	ANT/VIDEO	O	
47	REF VOLT	I	Reference voltage for the microcomputer built-in comparator.
48	REF VOLT	I	
49	REF VOLT	I	
50	REF P	I	0 to approx. 300Hz pulse. Its period changes according to reel table rotation.
51	DEW S	I	For dew detection.
52	TAPE TOP S	I	For tape winding start detection.
53	TAPE END S	I	For tape winding end detection.
54	FL SW	I	Mechanism switch
55	TAPE SPEED	I	Front loading mechanism switch (3 values input: Low = cassette out; medium = FL mode; high = cassette loading completed).
56	A-MUTE	O	Servo
57	A-MUTE	O	Result of tape speed detection by the servo system (high = LP; low = SP).
58	A-MUTE	O	Audio output inhibiting indication signal.
59	A-MUTE	O	
60	A-MUTE	O	
61	POWER UP	O	Audio
62	POWER UP	O	Output always except when power is off.
63	CAP M	I	Option
64	Vcc	I	For kind of Capstan motor detection.

IC351 (LC7416) DIGITAL SERVO IC PIN FUNCTIONS TABLE

Pin No.	I/O Terminal Name	I/O	Input/Output Function
1	FSC IN	I	Input for the IC internal system clock pulse. A level of at least 0.3 Vpp is required. The color subcarrier signal is input by capacitive coupling.
2	Vss	Ground	Ground
3	C SYNC	I	Composite sync signal input.
4	VD	O	Dummy Vo signal output.
5	NC	NC	
6	NC	NC	
7	RF-SW-PULSE	O	Video head switching pulse output.
8	AF-SW-PULSE	O	Audio head (FM) switching pulse output.
9	DL1	I	Dummy Vo insertion position control CR.
10	CTL IN	I	Control signal input.
11	REMAK	O	Outputs the control signal re-recording control signal. Three-value output (H, M, L).
12	REC-CTL	O	Recording control signal output. Three-value output (H, OPEN, L).
13	NC	NC	
14	DPG MM	I	CR for drum PG signal delay.
15	DPG	I	Drum PG signal input.
16	NC	NC	
17	DPG	I	Drum PG signal input.
18	DSE	O	Outputs the speed error for drum system speed control. An output making the drum motor stop is delivered when DRUMON is "0". The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
19	FHE	O	Outputs the horizontal sync signal of the composite sync signal after FV conversion (using the drum phase control system). The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
20	DPE	O	Error output for drum system phase control. The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
21	CSTART/STP	O	Outputs the capstan motor start and brake pulses in the slow mode.
22	CSE	O	Capstan system speed error output. An output making the capstan motor stop is delivered when CAPON is "0". The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
23	CPE	O	Capstan system phase reciprocal error output. The lower three bits of the output data forms R2R ladder network and the 4th bits for DAC (D/A Converter) and upper 5th to 8th bits for PWM (Pulse Width Modulation).
24	F/R	O	Capstan motor forward/reverse control output. "1" sets the reverse mode, and "0" the forward mode.
25	CFG1	I	Capstan FG signal input.
26	NC	NC	
27	NC	NC	
28	EP/LP/SP	O	Recording mode output. Three-value output ("H" is for EP mode, "M" for LP mode and "L" for SP mode).
29	SP	O	Recording mode output. "H" is for SP mode.
30	CAP-BRK	I	Control input for capstan brake timing. (MCBR)
31	TRK-CR	I	CR for tracking adjustment.
32	NC	NC	
33	DWD1	I	CR for drum compensation timing adjustment in the slow mode.
34	NC	NC	
35	REF-TRK	O	Outputs the tracking delay input signal.
36	MODE (x2+STILL)	O	Mode decoding signal output. At the x2 SPEED mode and starting time of SLOW/STILL mode, output "H" level.
37	NC	NC	
38	1/0CK	O	Outputs the CTL signal for realtime counter.
39	SVS-CLK	I	Serial transmission clock pulse input.
40	SVS-DATA	I	Serial data input terminal.
41	NTSC/PAL	I	NTSC/PAL switching input. "H" is for NTSC, "L" for PAL.
42	Vcc	I	+5V supply terminal.

SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY®

The schematic diagram illustrates the internal circuitry of the IC201 (LA7294) section of a VHS VCR. The diagram is divided into several functional blocks and sections:


- IC202 (LA7294) Section:** Located at the top left, it includes pins 2, 4, 7, and 3. It is connected to AUDIO (LINE) AUDIO IN, TUNER AUDIO IN, and EXT H. It also has a connection to IC201 (LA7294) at pin 17.
- IC201 (LA7294) Section:** The main component, located at the top right, with pins 25, 23, 21, 19, 17, 15, 13, 11, 9, 7, 5, 3, 1, and 0. It includes various control and signal processing blocks:
 - EQUALIZE AMP:** Connected to pins 17, 13, and 11.
 - L2002, C2008, R2006:** A low-pass filter (L2002) and a capacitor (C2008) connected to pins 25 and 23.
 - REC MUTE:** A switch connected to pins 25 and 23.
 - ALC (Automatic Level Control):** Connected to pins 25 and 23.
 - ALC DET (Automatic Level Control Detector):** Connected to pins 25 and 23.
 - ATTACK RECOVERY TIME CR:** A capacitor connected to pin 27.
 - R2010, R2011:** A resistor connected to pin 29.
 - POWER ON/OFF MUTE:** A switch connected to pins 29 and 30.
 - LINE AMP:** A switch connected to pins 29 and 30.
 - MUTING CONTROL:** A switch connected to pins 29 and 30.
 - REC AMP:** A switch connected to pins 29 and 30.
 - REC MUTE:** A switch connected to pins 29 and 30.
 - REC EE:** A switch connected to pins 29 and 30.
 - REC LEVEL:** A switch connected to pins 29 and 30.
 - LP CONTROL:** A switch connected to pins 29 and 30.
 - REC/EE CONTROL:** A switch connected to pins 29 and 30.
 - PB/EE CONTROL:** A switch connected to pins 29 and 30.
- MECHANISM BOLCK Section:** Located on the left side, it includes pins 9, 4, and 3. It is connected to AUDIO R/P HEAD and AUDIO E HEAD.
- VR201 CURRENT BIAS ADJ:** A variable resistor connected to pins 9, 4, and 3.
- T2001 C2001:** A capacitor connected to pins 9, 4, and 3.
- 70KHz OSC:** A switch connected to pins 9, 4, and 3.
- RUSH CURRENT PROTECT:** A switch connected to pins 9, 4, and 3.
- RIPPLE FILTER:** A switch connected to pins 9, 4, and 3.
- POWER ON/OFF MUTE:** A switch connected to pins 9, 4, and 3.
- REC AMP:** A switch connected to pins 9, 4, and 3.
- REC MUTE:** A switch connected to pins 9, 4, and 3.
- REC EE:** A switch connected to pins 9, 4, and 3.
- REC LEVEL:** A switch connected to pins 9, 4, and 3.
- LP CONTROL:** A switch connected to pins 9, 4, and 3.
- REC/EE CONTROL:** A switch connected to pins 9, 4, and 3.
- PB/EE CONTROL:** A switch connected to pins 9, 4, and 3.

The diagram is labeled with various component values and pin numbers, and includes a SWD 12V power supply connection.


[illegible]

AI-11946 /EMR


IF SCHEMATIC DIAGRAM



VP-1 (VIDEO PRE-AMP) SCHEMATIC DIAGRAM




RF CONVERTER SCHEMATIC DIAGRAM




SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY®


CP-1 (MAIN) PRINTED WIRING BOARDS




COMPL. CP-1 (TN-A) (TUNER IF CONNECTION) SCHEMATIC DIAGRAM




TB-1 (TERMINAL) PRINTED WIRING BOARD



COMPL. CP-1 (TM-A) TIMER-2 SCHEMATIC DIAGRAM



COMPL. CP-1 (AD-A) (AUDIO & COMPL.), TB-1 (TERMINAL) SCHEMATIC DIAGRAM






SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY

TM-3 (IR-REMOTE INTERFACE) PRINTED WIRING BOARD


TM-3 (IR-REMOTE INTERFACE) SCHEMATIC DIAGRAM

TM-1, TM-2 (CD TIMER-1) PRINTED WIRING BOARD


TM-1 BOARD




TM-1, TM-2 (CD TIMER-1) SCHEMATIC DIAGRAM



TM-2 BOARD



MECHANISM CONNECTION SCHEMATIC DIAGRAM





ANODE CONNECTION

GRID ASSIGNMENT


9G : GRAPHIC MOE DISPLAY

	9G	8G	7G	6G	5G	4G	3G	2G	1G
a	B	1	2	3	4	5	6	7	8
b	A	PROG.	b1	b1	b1	b1	b1	b1	3
c	-	SC	C1	C1	C1	C1	C1	C1	DP
d	-2	DATE	d1	d1	d1	d1	d1	d1	M(1)
e	-	DATE	e1	e1	e1	e1	e1	e1	AFT
f	C	DNR	f1	f1	f1	f1	f1	f1	ST
g	D	VTR	g1	g1	g1	g1	g1	g1	QU(1)
h	-	OSR	-	-	-	-	-	-	DU
i	-	DATE	i2	i2	i2	i2	i2	i2	OFF
j	E	-	b2	b2	b2	b2	b2	b2	S
k	I	EP	C2	C2	C2	C2	C2	C2	-
l	H	VPS	d2	d2	d2	d2	d2	d2	H
m	J	-	e2	e2	e2	e2	e2	e2	M(2)
n	F	-	f2	f2	f2	f2	f2	f2	-
o	G	LP	g2	g2	g2	g2	g2	g2	QU(2)




SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY


COMPL. CP-I (SY-A) (SYSTEM CONTROL) SCHEMATIC DIAGRAM



COMPL. CP-I (VD-A) (VIDEO) SCHEMATIC DIAGRAM





COMPL. CP-I (SV-A) (SERVO) SCHEMATIC DIAGRAM



COMPL. CP-I (CV-A) (RF CONVERTER CONNECTION) SCHEMATIC DIAGRAM

WAVEFORM OF SERVO CIRCUIT



SLV-252EE
VHS VIDEO CASSETTE RECORDER
SONY